As the CMOS technology is scaling down, leakage power has become one of the most critical design concerns for the chip designer. This paper proposes a low leakage linear feedback shift register that can be used in a crypto-processor. In this work, three bit, four bit and five bit linear feedback shift registers are implemented in 90nm and 65nm technology .This paper also proposes two leakage reduction techniques such as reverse body bias and transistor stack, which are applied to the above circuits. The leakage power of the circuits is analyzed with and without the application of reduction techniques. The results show that for all the circuits the combined effect of (RBB + Stack ) leakage reduction method gives the least leakage power of 23.16nW, 47.53nWand 72.18nW for 3-bit, 4-bit and 5-bit linear feedback shift register respectively at 90nm technology. In 65nm technology the combined leakage reduction method gives the least leakage power of 33.86nW, 64.73nWand 95.14nW respectively. The circuits have been simulated with HSPICE using MOSFET models of level 54 with a supply voltage of 1 volt.
INTRODUCTION
The rapid growth in semiconductor device industry has led to the development of high performance portable systems with enhanced reliability. In such portable applications, it is extremely important to minimize current consumption due to the limited availability of battery power [1] . Therefore power dissipation becomes an important design issue in VLSI circuits. A significant portion of the total power consumption in high performance digital circuits is due to leakage currents. Leakage power makes up to 50% of the total power consumption in today's high performance microprocessors [2] . Therefore leakage power reduction becomes the key to a low power design. The leakage or static power dissipation is the power dissipated by the circuit when it is in standby mode and is given by (1) Where I leak is the leakage current which flows in a transistor when it is in OFF state and V dd is the supply voltage. The leakage current consists of various components, such as subthreshold leakage, gate leakage, reverse-biased junction leakage, gate-induced drain leakage [4] . Among these, subthreshold leakage and gate-leakage are dominant. The subthreshold leakage current of a MOS device can be modeled as follows [3] :
And
Where  eff is the electron/hole mobility, C ox is the gate capacitance per unit area, W and L are width and length of the channel respectively, V t is the threshold voltage, n is the subthreshold swing co-efficient, V T is the thermal voltage, V gs is the transistor gate to source voltage and V ds is the drain to source voltage.
LINEAR FEEDBACK SHIFT REGISTERS
A Linear feedback shift register (LFSR) is similar to a shift register with a feed back. The outputs of some of the flip flops in the shift register are feedback as input to a XOR gate and the output of XOR gate is the input to the first flip flop in the shift register. The initial value stored in the shift register is called the seed value and it can never be all zeros. Depending on the outputs feedback to the XOR gate a LFSR generates a random sequence of bits. Because of this property LFSRs are used in communication and error correction circuits for generating pseudo-noise and pseudo-random number sequences and they are also used in data encryption and data compression circuits in cryptography [5, 6, 7, 8 ] . 
PROPOSED DESIGN OF LFSR AND REDUCTION METHODS
The hardware implementation of LFSRs requires D flip-flops and XOR gates. The leakage power in this LFSR can be reduced using techniques like MTCMOS power gating, transistor stack, body bias etc. In this work transistor stack and reverse body bias methods are proposed for leakage reduction.
Transistor stack method
The leakage current flowing through a stack of series connected transistors reduces when more than one transistor of the stack is turned OFF. This effect is known as the "Stacking Effect" [10] . When two or more transistors that are switched OFF are stacked on top of each other then they dissipate less leakage power than a single transistor that is turned OFF as shown in Fig. 7a and 7b . This is because each transistor in the stack induces a slight reverse bias between the gate and source of the transistor right below it, and this increases the threshold voltage of the bottom transistor making it more resistant to leakage. Therefore in Figure 7a transistor T2 leaks less current than transistor T1 and T3 leaks less than T2. Hence the total leakage current through the transistors T1, T2 and T3 is decreased as it flows from V dd to ground. So I leak1 is less than I leak2 [11] . If natural stacking of transistors does not exist in a circuit, then to utilize the stacking effect a single transistor of width W is replaced by two transistors each of width W/2 [12] as shown in Fig. 7c .
The leakage reduction achievable in a two-stack comprising of devices with widths W u and W l compared to a single device of width w is given by following equation [13] .
Where (5) λ d is the drain-induced barrier lowering (DIBL) factor and s is the sub-threshold swing co-efficient. When W u = W l = W/2 then the leakage reduction factor or stack effect factor X is rewritten as
Where u is the universal two-stack exponent which depends only on the DIBL factor λ d , sub-threshold swing factor s and supply voltage V dd . For example, in the 90nm process technology, consider an NMOS transistor of width W =100 nm and W/2 50nm, DIBL factor λ d = 0.08, V dd =1V and subthreshold swing factor s 90mV/decade. Then α 0.07 and as per equation 7, the stack effect factor X is calculated to be 13.52.This gives I stack = 0.074 I device , and thus the leakage current through a stack of two off devices is less than that through a single off device.
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Fig 7: Transistor stack effect
Reverse body bias method
Reverse body biasing (RBB) can be used to dynamically raise the threshold voltage during standby mode, thereby reducing the leakage power [14] . By applying reverse bias to the body of the devices, the threshold voltages can be adjusted because of the body effect. For example, biasing an NMOS device body with a voltage lower than Ground, or biasing a PMOS device body with a voltage higher than V CC will increase the threshold voltage. The effect of body bias voltage on leakage power for a NMOS transistor is shown in Fig. 8 [15] . The threshold voltage V t is related to the reverse bias voltage between the source and body V sb by the following equation
Where V t0 is the zero bias V t for V sb = 0 volt and it is mostly a function of the manufacturing process. The parameter  f is Fermi potential and  is body effect co-efficient and it expresses the impact of changes in V sb. For typical body effect co-efficient values in modern technologies, a 100mV change in the body bias will result in approximately 20mV change in V t . For example, if 500 mV reverse body biasing is applied to a circuit during the standby mode, then the V t will change by approximately 100mV, which results in approximately a 10x reduction in leakage currents.
SIMULATION RESULTS
In this paper, three bit (1+x+x 3 ), four bit (1+x+x 4 ) and five bit (1+x 2 +x 5 ) LFSRs are implemented in 90nm and 65nm
technology. Low leakage DFF using pass transistors and low power XOR gate are used for the design. Then the proposed leakage reduction techniques RBB and transistor stack are applied separately to all the above circuits and then a combination of RBB and stack is also applied. The leakage power dissipation of the above circuits is compared with and without the power reduction techniques. The net lists of the circuits are extracted and simulated with BSIM4 models of MOSFET [17] . The simulations are done in HSPICE with a supply voltage of 1 volt, at a temperature of 27º C with a load capacitance of 50fF. The simulation results of LFSRs in 90nm and 65nm process technologies are shown in Table II and  Table III . The leakage power decreases with both the methods. Fig. 9 and Fig. 10 show the % leakage power reduction in LFSRs in 90nm and 65nm respectively. 
CONCLUSION
In this paper CMOS implementation of LFSRs using pass transistors and XOR gate are presented. In this work the analysis of leakage power of LFSRs are carried out in 90 nm and 65 nm technologies using two reduction techniques RBB and transistor stack. The leakage power decreases with both the proposed methods and the reduction is more with the combined approach of RBB and stack. 
